COM232/8AT Eight Channel Asynchronous Serial Communications Adapter

User's Guide



p/n 1000-0901 rev 1.1, March 1998

Released per EO# 2053R5

IOtech, Inc. • 2597 Cannon Road • Cleveland, Ohio 44146 • (440) 439-4091 Fax: (440) 439-4093 • e-mail: sales@iotech.com • http://www.iotech.com

Contents

Overview
Specifications
Addressing4
Interrupts5
Scratchpad or Interrupt ID Register Selection5
Output Configurations7
Register Definitions
Interrupt Enable Register8
Interrupt Identification Register9
FIFO Control Register10
Line Control Register11
MODEM Control Register12
Line Status Register13
MODEM Status Register14
Scratchpad Register (Interrupt ID Register not accessible)14
Interrupt ID Register (Scratchpad Register not accessible)14
FIFO Interrupt Mode Operation15
Divisor Latch Settings for Common Baud Rates15
Installation for Systems with <i>Windows</i> 95 [™] 16
Installation for Systems with <i>WindowsNT</i> [™] Version 4.018

Warranty

Your IOtech warranty is as stated on the *product warranty card*. You may contact IOtech by phone, fax machine, or e-mail in regard to warranty-related issues.

Phone: (440) 439-4091, fax: (440) 439-4093, e-mail: sales@iotech.com

Limitation of Liability

The COM232/8AT has been thoroughly tested and the documentation reviewed. However, IOtech does not warrant the performance of the product for any particular purpose. In no event is IOtech liable for any damages resulting, directly or indirectly, from the use of this product.

ESD Caution



This ESD caution symbol urges proper handling of equipment or components sensitive to damage from electrostatic discharge. Proper handling guidelines include the use of grounded anti-static mats and wrist straps, ESD-protective bags and cartons, and related procedures.

Copyright Notice

COM232/8AT documentation and printed circuit board are copyright with all rights reserved by IOtech, Inc., Cleveland, Ohio, USA. No part of this product may be copied, reproduced or transmitted by any mechanical, photographic, electronic or other method without prior written consent of IOtech, Inc. Copyright © IOtech Inc. 1997, All Rights Reserved. IOtech, Inc. 25971 Cannon Road, Cleveland, Ohio 44146

Copyright © IOtech Inc. 1997, All Rights Reserved. IOtech, Inc. 25971 Cannon Road, Cleveland, Ohio 44146 COM232/8AT is a trademark of IOtech, Inc.

Overview

The COM232/8AT eight-channel asynchronous serial communication adapter is designed to be 100 percent compatible with the IBM PC/AT. Eight phone jacks (RJ-11 connectors) are used for making external connections.

The serial interface is made through eight 16550 Asynchronous Communication Elements (ACEs). 16550 ACEs are compatible with 8250 ACEs used in IBM PC, PC/XT, and compatible computer models. In addition, the 16550 ACEs are 16450 compatible while offering a FIFO mode. This additional mode can be invoked to reduce overhead in the CPU. The FIFO mode increases performance by providing a 16-byte *transmit* FIFO and one 16-byte *receive* FIFO. These two FIFOs buffer data, thereby reducing the number of interrupts issued to the CPU.

Other features of the 16550 ACE include:

- \Rightarrow Programmable baud rate, character length, parity, and the number of stop bits.
- \Rightarrow Automatic addition and removal of start, stop, and parity bits.
- \Rightarrow Independent and prioritized transmit, receive and status interrupts.

Specifications

Bus Interface:	IBM compatible 16-bit bus
Dimensions:	8" x 4.8"
Controllers:	Eight 16550 Asynchronous Communication Elements
Channels:	Eight, numbered 1 through 8
External Connections:	Type RJ-11 phone jack connectors
Transmit Drivers:	MC1488, or compatible
Receive Buffers:	MC1489, or compatible
I/O Address Range:	0000 - FFFF hex
Interrupt Levels:	2 thru 7, 10 thru 12, 14 thru 15

Power Requirements:

I _T	Supply	
494 mA	+5 Volts	
56 mA	+12 Volts	
58 mA	- 12 Volts	
I_{T} is the typical adapter current value.		

Addressing

The COM232/8AT uses eight I/O address locations per port. Full 16-bit address decoding allows base address selections in the range: 0000 to FFFF Hex. Two DIP switches, designated SW1 and SW2, are used to specify the adapter's base address as follows:


- SW1 determines the address setting for A15 through A10.
- SW2 determines the address setting for A9 through A6.


The adapter uses the remaining address inputs to determine the channel and register being used.

The address of each port is incremented by a factor of 8 (in hexadecimal code) from the base address. For this reason, 64 address locations are used, as indicated by the table at the right. Note that SW1, SW2, and other component locations can be referenced on the figure, *COM232/8AT Layout Reference*, on page 6.


64 Address Locations						
Port	Range		Port	Range		
1	0 thru 7		5	32 thru 39		
2	8 thru 15		6	40 thru 47		
3	16 thru 23		7	48 thru 55		
4	24 thru 31		8	56 thru 63		


The following three figures serve as sample switch settings. Note that there are 6 "hidden" settings, each with a fixed value of zero. These hidden settings have been included in the following illustrations.





	0	2	2		8	0	With hexadecin	nal setting 0280
	0000	00	10	1(000	0000		ort addresses are
	SW1		SW2		,		assigned:	
0 1	1 2 3 4	56			00 Fix	0000 red Values	Port 1 = 0280 Port 2 = 0288 Port 3 = 0290 Port 4 = 0298	Port 5 = 02A0 Port 6 = 02A8 Port 7 = 02B0 Port 8 = 02B8
	A15	A10	A9	A6				





Interrupts


The COM232/8AT is capable of supporting 11 interrupt levels (IRQ 2 thru IRQ 7, IRQ 10 thru IRQ 12, IRQ 14, and IRQ 15). All channels share the same interrupt. You can change the interrupt selection by repositioning the jumper on JP9. The interrupt positions for JP9 are indicated in the figure, *COM232/8AT Layout Reference*, on page 6.

Scratchpad or Interrupt ID Register Selection


Jumper JP10 is used to select the Scratchpad Register, or the Interrupt ID Register. The JP10 setting to be used is based on the operating system and the software interfacing with the COM232/8AT. The following table indicates settings for *Windows95* and *WindowsNT*, version 4.0 applications.

System	JP10 Setting
Windows95	Scratchpad
WindowsNT, version 4.0	Interrupt ID

Note: The Scratchpad and Interrupt ID registers are discussed in more detail on page 14. **Note:** Do not confuse the Interrupt ID Register with the Interrupt Identification Register.



JP10 shown at default (Scratchpad)



COM232/8AT Layout Reference

Output Configurations

Note: The COM232/8AT board is an RS-232-C DTE (Data Terminal Equipment) device.

RS-232-C Devices


RS-232-C devices are classified according to their function as either Data Terminal Equipment (DTE) or Data Communication Equipment (DCE). These terms are typically defined as follows:

Data Terminal Equipment (DTE) – A device which serves as the communication source.


Data Communication Equipment (DCE) – A device which provides a channel for communication between two **DTE** type devices.

The figure to the right illustrates a basic example of Data Terminal Equipment (DTE) and Data Communication Equipment (DCE) making use of RS-232-C communication links.


As noted above, the COM232/8AT board is an RS-232-C DTE device. The following figure shows the layout of the 8-port output connector and includes the RJ-11 Pinout.



RS-232-C Communication Link



8-Port Output Connector Layout



The configuring of AuxIN and AuxOUT is determined by the setting of Jumpers JP1 through JP8, with each jumper affecting its related port. There are three possible configurations, as indicated in the following examples.

Note: Jumpers JP1 through JP8 corresepond to RJ-11 ports P1 through P8, respectively.

Configuration Examples for Jumpers JP1 through JP8.

If you need to connect two DTEs together, you must make use of a customized cable known as a *NULL MODEM* or *MODEM Eliminator*. A typical DTE-to-DTE cable is as follows:

DTE DEVICE	E	DTE DEVICE		
 GND TxD AuxIN AuxOUT RxD GND 		 ○ (1) GND ○ (5) RxD ○ (4) AuxOUT ○ (3) AuxIN ○ (2) TxD ○ (6) GND 		
Ty pical D TE-to-DTE Cable (Null MODEM)				

Register Definitions

This section provides a brief summary of the 16550 ACE internal registers. The registers are addressed as indicated in the following table.

Note: The 16550 Asynchronous Communications Element (ACE) enters character mode on reset. When the 16550 ACE is in character mode it appears as a 16450 ACE to the software.

16550 ACE Internal Register Map				
DLAB	A2	A1	A0	Description
(see note)				
0	0	0	0	Receive Buffer (read only)
				Transmitter Holding Register (write only)
0	0	0	1	Interrupt Enable
Х	0	1	0	Interrupt Identification (read only)
				FIFO Control (<i>write only</i>)
Х	0	1	1	Line Control
Х	1	0	0	MODEM Control
Х	1	0	1	Line Status
х	1	1	0	MODEM Status
Х	1	1	1	Scratch
1	0	0	0	Divisor Latch (LSB)
1	0	0	1	Divisor Latch (MSB)
Note: DL	AB is a	accesse	ed throu	igh the Line Control Register.

Interrupt Enable Register

The bit definitions for the Interrupt Enable Register are as follows:

Interrupt Enable Register Definitions

D7 D6 D5	0 0 0	
D4	0	MODENCE
D3	EDSSI	MODEM Status
D2	ELSI	Receiver Line Status
D1	ETBEI	Transmitter Holding Register Empty
D0	ERBFI	Received Data Available

EDSSI *MODEM Status Interrupt* – When set (logic 1), enables interrupt on Clear To Send, Data Set Ready, Ring Indicator, and Data Carrier Detect.

<u>ELSI Receiver Line Status Interrupt</u> – When set (logic 1), enables interrupt on Overrun, Parity, Framing Errors, and Break Indication.

<u>ETBEI Transmitter Holding Register Empty Interrupt</u> – When set (logic 1), enables interrupt on Transmitter Register Empty.

ERBFI *Received Data Available Interrupt* – When set (logic 1), enables interrupt on Received Data Available. **FIFO Mode** – When set (logic 1), enables interrupt when the receive FIFO trigger level is reached. See the FIFO control register for trigger level selections.

Interrupt Identification Register

Note: Do not confuse this register with the Interrupt ID Register.

The bit definitions for the Interrupt Identification Register are as follows:

Interrupt Identification Register Definitions

D7	FFE	FIFO Enable (FIFO only)
D6	0	
D5	0	
D4	0	
D3	IID2	IID0, IID1 & IID2 are Interrupt Identifications
D2	IID1	
D1	IID0	
D0	IP	Interrupt Pending

FFE FIFO Enable – When logic 1, indicates FIFO mode is enabled.

IID0, IID1, & IID2 *Interrupt Identifications* – Indicates highest priority interrupt pending, if any. See IP (Interrupt Pending) as well as the following table regarding bit definitions. Note that IID2 is always logic 0 in the 16550 character mode.

<u>**IP** *Interrupt Pending* – When logic 0, indicates that an interrupt is pending and that the contents of the interrupt identification register may be used to determine the source of the interrupt. See IID0, IID1, IID2, as well as the following table.</u>

	Bit Definitions for Interrupt Identifications						
IID2	IID1	IID0	IP	Priority	Interrupt Type		
х	Х	х	1	N/A	None.		
0	1	1	0	Highest	Receiver Line Status		
0	1	0	0	Second	Received Data Ready		
1	1	0	0	Second	Character Timeout (FIFO Mode only)		
0	0	1	0	Third	Transmitting Holding Register Empty		
0	0	0	0	Fourth	MODEM Status		

<u>**Receiver Line Status**</u> – Indicates overrun, parity, framing errors or break interrupts. The interrupt is cleared by reading the line status register.

<u>Received Data Ready</u> – Indicates receiver data available. The interrupt is cleared by reading the receiver buffer register. **FIFO Mode** – Indicates the receiver FIFO trigger level has been reached. The interrupt is reset when the FIFO drops below the trigger level.

<u>Character Timeout (FIFO Mode only)</u> – Indicates no characters have been removed from, or input to the receiver FIFO for the last four character times and that there is at least one character in the FIFO during this time. The interrupt is cleared by reading the receiver FIFO.

<u>**Transmitter Holding Register Empty**</u> – Indicates that the transmitter holding register is empty. The interrupt is cleared by reading the interrupt identification register, or by writing to the transmitter holding register.

MODEM Status – Indicates Clear To Send, Data Set Ready, Ring Indicator, or Data Carrier Detect have changed state. The interrupt is cleared when the MODEM Status Register is read.

FIFO Control Register

The bit definitions for the FIFO Control Register are as follows:

FIFO Control Register Definitions

D7	RXT1	RXT0 and RXT1 are Receiver Trigger Levels
D6	RXT0	
D5	Х	
D4	Х	
D3	DMAM	DMA Mode Select
D2	XRST	Transmit FIFO Reset
D1	RRST	Receive FIFO Reset
D0	FE	FIFO Enable
		-

<u>RXT0 & RXT1 *Receiver FIFO Trigger Levels* – Determines the trigger level for the FIFO interrupt as indicated in the following table.</u>

FIFO Trigger Levels					
RXT1 RXT0 Trigger Level (bytes)					
0	0	1			
0	0	4			
1	0	8			
1	1	14			

<u>DMAM</u> *DMA Mode Select* – Selects the mode of the RxRDY and TxRDY outputs. Note that the DMA mode is not supported on the RW-100T.

<u>XRST *Transmit FIFO Reset*</u> – When set (logic 1), all bytes in the transmitter FIFO are cleared and the counter is reset. The shift register is not cleared. XRST is self-clearing.

<u>**RRST** *Receive FIFO Reset*</u> – When set (logic 1), all bytes in receiver FIFO are cleared and the counter is reset. The shift register is not cleared. RRST is self-clearing.

<u>**FE** *FIFO Enable*</u> – When set (logic 1), enables transmitter and receiver FIFOs. When cleared (logic 0), all bytes in both FIFOs are cleared. This bit must be set when other bits in the FIFO control register are written to, otherwise the bits will be ignored.

Line Control Register

The bit definitions for the Line Control Register are as follows:

Line Control Register Definitions

D7	DLAB	Divisor Latch Access Bit
D6	BKCN	Break Control
D5	STKP	Stick Parity
D4	EPS	Even Parity Select
D3	PEN	Parity Enable
D2	STB	Number of Stop Bits
D1	WLS1	Word Length Select 1
D0	WLS0	Word Length Select 0

DLAB *Divisor Latch Access Bit* – DLAB must be set to logic 1 to access the baud rate divisor latches. DLAB must be set to logic 0 to access the receiver buffer, transmitting holding register, and interrupt enable register.

<u>BKCN</u> *Break Control* – When set (logic 1), the serial output (SOUT) is forced to the spacing state (logic 0).

<u>STKP Stick Parity Select</u> – Forces parity to logic 1 or logic 0 if parity is enabled. Also see EPS, PEN, and the following Parity Selections table.

<u>EPS</u> *Even Parity Select* – Selects even or odd parity if parity is enabled. Also see STKP, PEN, and the following Parity Selections table.

<u>**PEN** *Parity Enable*</u> – Enables Parity on transmission and verification upon reception. Also see EPS, STKP, and the following Parity Selections table.

Parity Selections					
STKP	EPS	Parity			
х	Х	0	None		
0	0	1	Odd		
0	1	1	Even		
1	0	1	Logic 1		
1	1	1	Logic 2		

<u>STB Number of Stop Bits</u> – Sets the number of stop bits transmitted. Also see the following WLS1 & WLS0 text and related Word Length table.

<u>WLS1 & WLS0 *Word Length Selects*</u> – Determines the number of bits per transmitted word. Also refer to STB and the following table.

Word Length & Stop Bit Selections					
STB	STB WLS1 WLS		Word Length	Stop Bits	
0	0	0	5 bits	1	
0	0	1	6 bits	1	
0	1	0	7 bits	1	
0	1	1	8 bits	1	
1	0	0	5 bits	1-1/2	
1	0	1	6 bits	2	
1	1	0	7 bits	2	
1	1	1	8 bits	2	

MODEM Control Register

The bit definitions for the MODEM Control Register are as follows:

MODEM Control Register Definitions

D7	0	
D6	0	
D5	0	
D4	LOOP	Loopback Enable
D3	OUT2	Output 2
D2	OUT1	Output 1
D1	RTS	Request to Send
D0	DTR	Data Terminal Ready

LOOP *Loopback Enable* – When set (logic 1), the transmitter shift register is connected directly to the receiver shift register. The MODEM control inputs are internally connected to the MODEM control outputs and the outputs are force to the inactive state. For this reason all transmitted characters are immediately received to verify the transmit and receive data paths. Note that the transmitter and receiver interrupts still undergo normal operation. MODEM control interrupts are available, but are now controlled through the MODEM Control Register.

Note: Bits OUT2, OUT1, RTS, and DTR (described below) perform identical functions on their respective outputs. In each case, when the bit is set (logic 1) in the register, the associated output is forced to logic 0. When cleared (logic 0), the associated output is forced to logic 1.

OUT2 Output 2 - Controls the OUT2 output [pin 31] as described in the above note.

OUT1 Output 1 - Controls the OUT1 output [pin 34] as described in the above note.

RTS Request To Send - Controls the RTS output [pin 32] as described in the above note.

DTR Data Terminal Ready - Controls the DTR output [pin 33] as described in the above note.

Line Status Register

The bit definitions for the Line Status Register are as follows:

Line Status Register Definitions

D7	FFRX	Error in FIFO RCVR (FIFO only)
D6	TEMT	Transmitter Empty
D5	THRE	Transmitter Holding Register Empty
D4	BI	Break Interrupt
D3	FE	Framing Error
D2	PE	Parity Error
D1	OE	Overrun Error
D0	DR	Data Ready

<u>**FFRX**</u> *FIFO* <u>*Receiver*</u> *Error* – Always logic 0 when in the 16550 character mode. **FIFO Mode** – Indicates one or more parity errors, framing errors, or breaks in the receiver FIFO. FFRX is reset by reading the Line Status Register.

<u>**TEMT**</u> *Transmitter Empty* – Indicates the transmitter holding register (or FIFO) and the transmitter shift register are empty and are ready to receive new data. TEMT is reset by writing a character to the Transmitter Holding Register.

<u>**THRE**</u> *Transmitter Holding Register Empty* – Indicates the Transmitter Holding Register (or FIFO) is empty and is ready to accept new data. THRE is reset by writing data to the Transmitter Holding Register.

Note: This note pertains to the bits **BI**, **FE**, **PE**, and **OE**. These bits are sources of receiver line status interrupts. The bits are reset by reading the Line Status Register. In FIFO mode, each bit is associated with a specific character in the FIFO and the exception is revealed *only when that character reaches the top of the FIFO*.

<u>BI</u> Break Interrupt</u> – Indicates the received data input has been in the spacing state (logic 0) for longer than the transmission time of one full word. **FIFO Mode** – Only one zero character is loaded into the FIFO and transfers are disabled until SIN goes to the mark state (logic 1) and a valid start bit is received.

<u>**FE** Framing Error</u> – Indicates the received character had an invalid stop bit. The stop bit following the last data or parity bit was a 0 bit (spacing level).

PE Parity Error - Indicates the received data does not have the correct parity.

<u>**OE**</u> Overrun Error</u> – Indicates the receive buffer was not read before the next character was received. The character is destroyed. **FIFO Mode** – Indicates the FIFO is full and another character has been shifted in. The character in the shift register is destroyed, but is not transferred to the FIFO.

<u>**DR**</u> *Data Ready* – Indicates data is present in the receive buffer (or FIFO). DR is reset by reading the Receive Buffer Register.

MODEM Status Register

The bit definitions for MODEM Status Register are as follows:

MODEM Status Register Definitions

D7	DCD	Data Carrier Detect
D6	RI	Ring Indicator
D5	DSR	Data Set Ready
D4	CTS	Clear To Send
D3	DDCD	Delta Data Carrier Detect
D2	TERI	Trailing Edge Ring Indicator
D1	DDSR	Delta Data Set Ready
D0	DCTS	Data Clear To Send

DCD Data Carrier Detect - Complement of the DCD input, pin 38.

<u>RI</u> Ring Indicator – Complement of the RI input, pin 39.

DSR Data Set Ready - Complement of the DSR input, pin 37.

CTS Cleat To Send - Complement of the CTS input, pin 36.

Note: This note pertains to the bits **DDCD**, **TERI**, **DDSR**, and **DCTS**. These bits are the sources of the MODEM Status Interrupts. These bits are reset when the MODEM Status Interrupt is read.

DDCD *Delta Data Carrier Detect* – Indicates the Data Carrier Detect (DCD) input [pin 38] has changed state.

<u>**TERI**</u> *Trailing Edge Ring Indicator* – Indicates the Ring Indicator (RI) input [pin 39] has changed from a low state to a high state.

DDSR Delta Data Set Ready – Indicates the Data Set Ready (DSR) input [pin 37] has changed state.

<u>**DCTS**</u> *Delta Clear To Send* – Indicates the Clear To Send (CTS) input [pin 36] has changed state– Indicates the FIFO is full and another character has been shifted in. The character in the shift register is destroyed, but is not transferred to the FIFO.

Scratchpad Register (Interrupt ID Register not accessible)

Each 16550 ACE (Asynchronous Communication Element) has a Scratchpad Register at Base+7. The Scratchpad Register is a read/write register which is *not* used by the 16550 ACE to perform communication transfers. However, you can use the Scratchpad Register for general purpose data storage. The Scratchpad Register is selected by positioning the jumper on JP10 to pins 1 and 2. The location of JP10 is shown on page 6.

Note: The JP10 jumper should be positioned to Scratchpad for Windows95 applications.

Interrupt ID Register (Scratchpad Register not accessible)

Note: Do not confuse this register with the Interrupt Identification Register.

The Interrupt ID Register is accessed by reading Base+7 of any 16550 ACE. This returns the interrupt status of all eight ACEs. IPX indicates Interrupt Pending on the associated channel. The Interrupt ID Register is selected by positioning the jumper on JP10 to pins 2 and 3. The location of JP10 is shown on page 6.

Note: The JP10 jumper should be positioned to ID Interrupt for *WindowsNT* version 4.0 applications.

D7	IP8
D6	IP7
D5	IP6
D4	IP5
D3	IP4
D2	IP3
D1	IP2
D0	IP1

Interrupt ID Register

FIFO Interrupt Mode Operation

When the receiver FIFO and receiver interrupts are enabled, interrupts will occur as follows:

- 1. The Received Data Available Interrupt (ERBFI) will be issued to the CPU when the FIFO reaches the programmed trigger level. This interrupt will be cleared as soon as the FIFO falls below its programmed trigger level.
- 2. The Interrupt Identification Register's (IIR) *receive data available indicator* is set and cleared along with the Received Data Available Interrupt (see 1 above).
- 3. The Data Ready (DR) indicator is set as soon as a character is transferred into the receiver FIFO. The DR indicator is cleared when the FIFO is empty.

Divisor Latch Settings for Common Baud Rates

Divisor Latch Settings for Common Baud Rates ¹						
Desired Baud Rate	Divisor Latch Value	Error ²		Desired Baud Rate	Divisor Latch Value	Error ²
50	2304			2400	48	
75	1536			3600	32	
110	1047	0.026		4800	24	
150	768			7200	16	
300	384			9600	12	
600	192			19200	6	
1200	96			38400	3	
1800	64			56000	2	2.86
2000	58	0.69				
Note 1: Input clock used is 1.8432 MHz. Note 2: Error is the error between "Desired" and "Actual" baud rate value.						

The following table lists divisor latch settings for common baud rates using a 1.8432 MHz input clock.

Installation for Windows95[™]

Before Installing the COM232/8AT Board:

- 1. On the COM232/8AT board, ensure jumper JP10 is in its *Scratchpad* default (pins 1 and 2 jumpered).
- 2. Ensure correct base I/O address is set on *switches SW1* and *SW2*.
- 3. Ensure IRQ is properly set on jumper JP9.
- 4. Turn PC Power **Off**, and **unplug** computer system.

Installing the COM232/8AT Board


- 1. Ensure **PC Power is Off**, and system **is unplugged**.
- 2. Remove PC cover as instructed by your computer reference guide.
- 3. Carefully insert the COM232/8AT board into a vacant slot. Consult your computer reference guide if needed.
- 4. Replace computer cover.
- 5. Re-apply power to your computer system.

Installing COM232AT.inf

An information file must be installed for *Windows95* systems. The required file resides on a 3.5" disk that has been provided with your order. After your COM232/8AT card has been installed, insert the information disk in your computer's 3.5" drive and install the .inf file per the following ten steps.

- **Note:** A screen montage has been included on page 17. The circled numbers in the montage correspond to the following ten steps.
- 1. Activate Windows95 Desktop Start menu.
- 2. Select *Settings*.
- 3. Select Control Panel.
- 4. Select Add New Hardware. The Add New Hardware Wizard appears.
- 5. Select *Next* >.
- 6. Select (•) <u>No</u>. This is in response to the statement, "Do you want Windows to search for your new hardware?"
- 7. Select *Next* >. The Hardware types list appears.
- 8. Select Other devices.
- 9. Select *Next* >.
- 10. Select *Have Disk* ...

The .inf file will now install. When the installation is complete, your COM232/8AT will be listed as hardware types in *System Devices* and *Ports (COM & LPT)*, located in the Add New Hardware Wizard.



Steps Required to Install Com232AT.inf Information File (For Windows95 Only)

This completes the installation of COM232/8AT for Windows95.

Installation for WindowsNT[™] Version 4.0 Only

If your application makes use of *WindowsNT 4.0* use the following steps to install COM232/8AT. **Note:** The following procedure <u>does not</u> make use of an installation disk.

Before Installing the COM232/8AT Board:

- 1. On the COM232/8AT board, ensure jumper JP10 is set for *Interrupt ID* (pins 2 and 3 jumpered).
- 2. Ensure correct **base I/O address** is set on *switches SW1* and *SW2*. Make note of I/O address for later use.
- 3. Ensure IRQ is properly set on jumper JP9. Make note of IRQ for later use.
- 4. Turn **PC Power Off**, and **unplug** computer system.

Installing the COM232/8AT Board

- 1. Ensure **PC Power is Off**, and system **is unplugged**.
- 2. Remove PC cover as instructed by your computer reference guide.
- 3. Carefully insert the COM232/8AT board into a vacant slot. Consult your computer reference guide if needed.
- 4. Replace computer cover.
- 5. Re-apply power to your computer system.

Adding COM Ports

- 1. From the *WindowsNT 4.0 Start Menu*, select *Settings*.
- 2. Select *Control Panel*.
- 3. Select *Ports*. The currently installed ports are displayed.
- 4. Select Add. This permits you to add on the next available COM port.
- 5. Select (or key in) base I/O Address (as noted before installing the board).
- 6. Select IRQ.
- 7. Verify FIFO Enabled is checked. If not, check FIFO Enabled.
- Perform the following three steps for each additional port to be added:
 a) Select *Add*. This permits you to add the next available COM port.
 - b) Select (or key in) the <u>next available</u> I/O Address.
 - **Note:** The address of each port is incremented by a factor of 8 (in hexadecimal code) from the base address. Addressing information is contained on page 4 of this manual.
 - c) Select the IRQ (same IRQ as entered in step 6 above).

Entering COM Port Settings

- 1. **Restart** the PC.
- 2. Select *Settings* from the *WindowsNT 4.0 Start Menu*.
- 3. Select Control Panel.
- 4. Select Ports.
- 5. Select the ports *Settings* button.
- 6. Set the following Com port parameters [for each port] according to your application: Data Bits, Parity, Stop Bits, Flow Control (Handshake).
- 7. **Restart** the PC.

This completes the installation of COM232/8AT for WindowsNT 4.0.

User Notes